


DLC.

Day-16.

✓ * Logic Gates.

✓ * Boolean \Rightarrow Minimization technique.
↳ K-map.



Full Video Link



Boolean expression $(A + B)(A + C)$ is equal to

(a) $AB + C$

(b) $AC + B$

(c) $A + BC$

(d) ABC

UPPSC AE 2011, Paper-II

Q.2]. $Y = AA + AC + AB + BC.$

$$= A + AC + AB + BC.$$

(c)

$$= A [1 + C] + AB + BC$$

$$= A + AB + BC$$

$$= A [1 + B] + BC.$$

$$= A + BC$$

$$AA = A.$$

$$A = 1$$

$$1 \times 1 = 1$$

$$A = 0.$$

$$0 \times 0 = 0.$$

$$1 + A = 1$$

$$1 + 1 = 1$$

$$1 + 0 = 1$$



Full Video Link



The simplified form of the Boolean function Y
 $= \overline{A}BC + A\overline{B}C + AB\overline{C} + ABC$
 (a) \overline{C} (b) C
 (c) \overline{AB} (d) AB
 TNPSC AE 2018

Q.3]. $Y = \sum m(0, 2, 4, 6)$
 $= \overline{C}$ (A)

$000 + 010 + 100 + 110$

		AB			
		00	01	11	10
C	0	1	1	1	1
	1				



II.
 $Y = 1111, 1011, 1110, 1010.$

$Y = \sum m(10, 14, 11, 15).$

	AB			
CD	00	01	11	10
00	0	4	12	8
01	1	5	13	9
11	3	7	15	11
10	2	6	14	10

The Boolean expression $ABCD + A\bar{B}CD + ABC\bar{D} + A\bar{B}C\bar{D}$ is equivalent to-

(a) A (b) AC
 (c) ABC (d) 1

RPSC AE 2018


(b)

$$\begin{aligned}
 I \quad Y &= ABCD + A\bar{B}CD + ABC\bar{D} + A\bar{B}C\bar{D} \\
 &= ACD [B + \bar{B}] + AC\bar{D} [B + \bar{B}] \\
 &= ACD + AC\bar{D} = AC [D + \bar{D}] \\
 &= AC.
 \end{aligned}$$

$Y = CA = AC$



In the circuit shown in the figure below, the output Y equals which one of the following?



- (a) $\bar{A} + \bar{B}$
- (b) $A + B$
- (c) $\bar{A}\bar{B} + A\bar{B}$
- (d) AB

BPSC Poly. Lect. 2016
ESE 2008


NAND = \overline{AB}

(A)

$$\begin{aligned}
 Y &= \overline{AB} + \overline{A\bar{B}} + \overline{A\bar{B}} \\
 &= \bar{A} + \bar{B} + \bar{A}\bar{B} + \bar{B}A \\
 &= \bar{A} [1 + \bar{B}] + \bar{B} + \bar{B}A \\
 &= \bar{A} + \bar{B} [1 + A] \\
 &= \bar{A} + \bar{B}
 \end{aligned}$$



The output at point B if the input at point A is a 0 bit will be



(a) neither 1 nor 0

(b) either 1 or 0

(c) 0

(d) 1

$B = A$
 $B = 0$

Rajasthan Nagar Nigam AE 2016 Shift-III



The output of a logic gate is 1 when all its inputs are at logic 1. The gate is either
 (a) an OR or an EX-OR
 (b) an OR or an EX-NOR
 (c) a NAND or an EX-NOR
 (d) an AND or a NAND

UPPSC AE 2008, Paper-I

(b)

(A) OR \Rightarrow

00	0	0	0	\rightarrow	0
01	1	0	1	\rightarrow	1
10	1	1	0	\rightarrow	1
11	1	1	1	\rightarrow	1

$01 + 10$ $10 + 10$

$= A \oplus B = A\bar{B} + \bar{A}B$

(B) EX-NOR

0	0	\rightarrow	1
0	1	\rightarrow	0
1	0	\rightarrow	0
1	1	\rightarrow	1

$= A \odot B = AB + \bar{A}\bar{B}$

$= 1 + 0 = 1$

$= 0 \times 0 + 11 = 1$



Which of the following is equivalent to the Boolean expression $(XYZ+YZ+XZ)$?

- (a) X (b) Y
(c) Z (d) $(X+Y)Z$


UPRVUNL AE 2016

Q.8]. $A = XYZ + YZ + XZ$. (d)

$$= YZ[X+1] + XZ$$

$$= YZ + XZ$$

$$= Z[X+Y]$$



Π :

$$A = XYZ + YZ[X + \bar{X}] + XZ[Y + \bar{Y}]$$

$$= XYZ + XYZ + \bar{X}YZ + XYZ + X\bar{Y}Z$$

$$= XYZ + \bar{X}YZ + X\bar{Y}Z$$

$$= 111 + 011 + 101$$

$$A = \sum m(7, 3, 5)$$

$$A = ZX + ZY$$


$$= XZ + YZ$$

Full Video Link



0.4 x

Find the value of Z in the given circuit.



- (a) ABC
- (b) (A') (B) C
- (c) 0
- (d) (A') BC

UPRVUNL AE 2016

$$\begin{aligned} \bar{A} \bar{B} &\Rightarrow \bar{A} \bar{B} \\ &= \overline{A + B} \\ &= \bar{A} \cdot \bar{B} = AB \\ Z &= AB \cdot B \cdot C \\ &= ABC \end{aligned}$$

৩৭. (A)



In Boolean Algebra, $A+A+A+ \dots +A$ is the same as:

(RRB SSE Secunderabad Red Pepar, 21.12. 2014)

(a) Zero

(b) A


(c) nA

(d) A^n

$$Y = A [1 + 1 + \dots + 1] \\ = A \cdot$$

(b)






Q.17.

(B)

$$\begin{aligned}
 X &= (\overline{AB + C}) (B) (C) \\
 &= (\bar{A}\bar{B} \cdot \bar{C}) (B) (C) \quad A \cdot A \cdot A \cdot A = A \\
 &= (\bar{A} + \bar{B}) C B \\
 &= \bar{A}BC + \bar{B}BC = \bar{A}BC
 \end{aligned}$$



Given digital circuit behaves as an:



$$Z = \bar{X}Y + X\bar{Y}$$
$$= X \oplus Y = \text{EXOR.}$$

(B)

(a) OR gate

(b) XOR gate


(c) NOR gate

(d) NAND gate

UPPCL AE 04-11-2019 Shift I



Given digital circuit behaves as an:



$$Z = \bar{x}y + x\bar{y}$$
$$= x \oplus y = \text{EXOR.}$$

(B)

- (a) OR gate
- (b) XOR gate
- (c) NOR gate
- (d) NAND gate

UPPCL AE 04-11-2019 Shift I

Full Video Link




A combination circuit is described by a function as the sum of min-terms. The function is defined as $f(A,B,C) = \sum m(0,1,2,3,4,5,6)$

A is the MSB and C is the LSB. The minimized expression of the function is.

- (a) ABC (b) $\bar{B} + \bar{C}$
(c) $\bar{A} + \bar{B} + C$ (d) $\bar{A} + \bar{B} + \bar{C}$

UPPCL AE 01-01-2019 Shift I



$$f(A,B,C) = \bar{A} + \bar{C} + \bar{B}$$

$$= \bar{A} + \bar{B} + \bar{C}$$

Q.3] $f(A,B,C) = \sum m(0,1,2,3,4,5,6)$

(d)

Full Video Link



0.4 x

What is the output of XOR gate with A and B as input?

(a) $\overline{AB} + AB$

(b) $\overline{(A+B)}(A+B)$

(c) $(A+B)\overline{AB}$

(d) $\overline{(A+B)} + AB$

ISRO Scientist/Engineer 2018

Q.4] XOR = $A \oplus B = \overline{A}B + A\overline{B}$.

~~(a)~~ ~~(b)~~. $(\overline{A} \cdot \overline{B})(A+B) = \overline{A} \overline{B} A + \overline{A} \overline{B} B = 0$.

(c) \Rightarrow

$(A+B)(\overline{A} + \overline{B})$.

$= A\overline{A} + A\overline{B} + \overline{A}B + B\overline{B}$

$= A\overline{B} + \overline{A}B = A \oplus B$.

(c)

Full Video Link



0.5 x

What is the output of XOR gate with A and B as input?

(a) $\overline{AB} + AB$

(b) $\overline{(A+B)}(A+B)$

(c) $(A+B)\overline{AB}$

(d) $\overline{(A+B)} + AB$

ISRO Scientist/Engineer 2018

Q.4] XOR = $A \oplus B = \overline{A}B + A\overline{B}$.

~~(a)~~ ~~(b)~~. $(\overline{A} \cdot \overline{B})(A+B) = \overline{A} \overline{B} A + \overline{A} \overline{B} B = 0$.

(c) \Rightarrow

$(A+B)(\overline{A} + \overline{B})$.

$= A\overline{A} + A\overline{B} + \overline{A}B + B\overline{B}$

$= A\overline{B} + \overline{A}B = A \oplus B$.

(c)

Full Video Link



0.5 x

Q5].

Find suitable option for the given k-map

PQ \ RS	00	01	11	10
00	0	1	1	0
01	1	1	1	1
11	1	1	1	1
10	0	0	0	0

Handwritten annotations: A red box highlights the 2x2 sub-region of 1s in the top-middle (RS=01, 11; PQ=00, 01). An arrow points to this box with the label $\bar{R}Q$. Another red box highlights the entire middle row (RS=01, 11). An arrow points to this box with the label S . To the right, the expression $Q\bar{R} + S$ is written.

A

$2^4 = 16$
 $2^3 = 8$
 $2^2 = 4$

- (a) $Q\bar{R} + S$
- (b) $QR + S$
- (c) $Q\bar{R} + \bar{S}$
- (d) $QR + \bar{S}$

UPPCL AE 04-11-2019 Shift I



The truth table-

X	Y	F(x, y)
0	0	0
0	1	0
1	0	1

$f(x,y) = x$
 Represent the Boolean function
 (a) X (b) X-Y
 (c) X+Y (d) Y
 ISRO Scientist/Engineer 2015

(B)

x	y	F(x,y)
0	0	0
0	1	1
1	0	1

$x - y$

201

X	Y	F(x,y)
0	1	0
1	0	1

(A)

(C)

x	y	F(x,y)
0	0	0
0	1	1
1	0	1

A]. $x + y$
 C]. Y

B]. $x - y$
 D]. $x + \bar{y}$



What is simplified Boolean equation of a logic circuit. If the circuit output is 1 for following inputs?
 ABCD = 0010
 ABCD = 0110
 ABCD = 1000
 ABCD = 1100
 And output is zero for all other inputs
 (a) $\overline{A}CD + A\overline{C}D$ (b) $\overline{A}CD + A\overline{C}\overline{D}$
 (c) $ACD + \overline{A}C\overline{D}$ (d) $\overline{A}C\overline{D} + A\overline{C}D$
 ISRO Scientist/Engineer 2019

(A)

A	B	C	D	output
0	0	0	0	
0	0	0	1	
0	0	1	0	1
0	0	1	1	0
0	1	0	0	
0	1	0	1	1
0	1	1	0	
0	1	1	1	
1	0	0	0	1
1	0	0	1	
1	0	1	0	
1	0	1	1	
1	1	0	0	1
1	1	0	1	
1	1	1	0	
1	1	1	1	

CD \ AB	00	01	11	10
00	0	4	12	8
01	1	5	13	9
11	3	7	15	11
10	2	6	14	10

$Y = \overline{A}C\overline{D} + \overline{C}\overline{D}A$



$$f(A, B, C) = ABC$$

$$f(A, B) =$$

The Truth table for the function $f(ABCD) = \Sigma m(0, 1, 3, 4, 8, 9)$ is

A	B	C	f
0	0	0	W
0	0	1	X
0	1	0	Y
0	1	1	0
1	0	0	Z
1	0	1	0
1	1	0	0
1	1	1	0

Where W, X, Y, Z are given by (d is the complement of D)

(a) D, d, 1, 1 (b) 1, d, D, 1
 (c) 1, 1, D, d (d) 1, D, d, 1

ESE 2018

$$f(ABCD) = \overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}C\overline{D} + \overline{A}B\overline{C}\overline{D} + \overline{A}B C\overline{D} + \overline{A}\overline{B}\overline{C}D + \overline{A}\overline{B}CD$$

$$f(ABC) = \overline{A}\overline{B}\overline{C}W + \overline{A}\overline{B}CX + \overline{A}\overline{B}\overline{C}Y + \overline{A}\overline{B}CZ$$

$$f(ABCD) = \overline{A}\overline{B}\overline{C}[D + \overline{D}] + \overline{A}\overline{B}CD + \overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}\overline{C}[D + \overline{D}]$$

$$W = 1 \quad Y = \overline{D} = d$$


$$X = D \quad Z = 1$$

$$1, D, d, 1$$

$$= \overline{A}\overline{B}\overline{C}1 + \overline{A}\overline{B}CD + \overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}\overline{C}$$



The logic evaluated by the circuit at the output



- (a) $X\bar{Y} + Y\bar{X}$
- (b) $\bar{X}\bar{Y} + XY$
- (c) $\overline{(X+Y)}XY$
- (d) $\bar{X}Y + X\bar{Y} + X + Y$

A

ISRO Scientist/Engineer 2015

Full Video Link



The Boolean expression $A = Z(Y+Z)(X+Y+Z)$ can be simplified to.

- (a) X
- (b) Y
- (c) Z
- (d) XY

MPPSC AE 2017



Q.10] $A = (YZ + ZZ)(X + Y + Z)$

$= (YZ + Z)(X + Y + Z)$

$= XYZ + YYZ + YZZ + XZ + YZ + ZZ$

$= XYZ + YZ + YZ + XZ + YZ + Z$

$= XYZ + YZ + XZ + Z$

$= XYZ + YZ + Z[1 + X]$

$= YZ[X + 1] + Z$

$= YZ + Z = Z[1 + Y]$

$= Z$



The Excess-3 code for decimal number 72 is—

(a) 10100101

(b) 10010000

(c) 01110101

(d) 01001011

UPPCL AE 2013

Q.1]

72 ⇒

d

$$\begin{array}{r|l} 2 & 72 \\ \hline 2 & 36 - 0 \\ \hline 2 & 18 - 0 \\ \hline 2 & 9 - 0 \\ \hline 2 & 4 - 1 \\ \hline 2 & 2 - 0 \\ \hline & 1 - 0 \end{array}$$

$(72)_{10} \Rightarrow (1001000)_2$

$$\begin{array}{r} 1001000 \\ 011 \\ \hline 01001011 \end{array}$$

↑ ↑ ↑
2 2 2

Full Video Link



0.7 x


The BCD of 123 is:

- (a) 000100110010
- (c) 000100100011

- (b) 001010011
- (d) 011011

UPSC Poly. Lect. 2019

Q.2].



C

C




Which among the following is the decimal equivalent of hex number 1A53?

- (a) 6793 (b) 6739
(c) 6973 (d) 6379

UPRVUNL AE 2014

hexa \Rightarrow 1 A 5 3 .



$$2^6 \times 2^2 = 64 \times 4 = 256$$

64x
 $2^6 \times 2^3 = 64 \times 8$

512x
3

$$2^{11} = 2^9 \times 2^2 = 512 \times 4$$

$$2^{12} = 2^{11} \times 2 = 2048 \times 2$$

(b)

Full Video Link



0.5x

Which among the following is the decimal equivalent of hex number 1A53?


- (a) 6793 (b) 6739
(c) 6973 (d) 6379

UPRVUNL AE 2014

hexa \Rightarrow 1 A 5 3

$$2^6 \times 2^2 = 64 \times 4 = 256$$

(b)



64x

$$2^6 \times 2^3 = 64 \times 8 = 512x$$

3

$$2^{11} = 2^9 \times 2^2 = 512 \times 4$$

2

$$2^{12} = 2^{11} \times 2 = 2048 \times 2$$

Full Video Link



0.4 x

How many 1's are present in the binary representation of $(256 \times 7) + (4 \times 16) + (9 \times 4096) + 5$

(a) 8 (b) 11
(c) 9 (d) 10

UPPCL AE 2013

A · Q.4

$$(16^2 \times 7) + (4 \times 16) + (9 \times 16^3) + 5 \times 16^0$$

$$9 \times 16^3 + 7 \times 16^2 + (4 \times 16) + 5 \times 16^0$$

$$(9 \ 7 \ 4 \ 5)_{16}$$



$$\begin{array}{r} 16 \\ 16 \ 3 \\ \hline 96 \\ 16 \\ \hline 256 \ 3 \\ \hline 16 \\ \hline 1506 \\ 256 \\ \hline 61 \end{array}$$



How many 1's are present in the binary representation of $(256 \times 7) + (4 \times 16) + (9 \times 4096) + 5$
 (a) 8 (b) 11
 (c) 9 (d) 10
 UPPCL AE 2013

A · Q.4
 $(16^2 \times 7) + (4 \times 16) + (9 \times 16^3) + 5 \times 16^0$

$$9 \times 16^3 + 7 \times 16^2 + (4 \times 16) + 5 \times 16^0$$



Convert $(0.6875)_{10}$ to binary
(a) $(1.0100)_2$ (b) $(0.1011)_2$
(c) $(1.1011)_2$ (d) $(0.0100)_2$
TNPSC AE 2018

$2 \times 0 = 0.$

Q.5).

$$0.6875 \times 2 = 1.3750 = 1$$

$$0.375 \times 2 = 0.750 = 0$$

$$0.75 \times 2 = 1.50 = 1$$

$$0.5 \times 2 = 1.0 = 1$$

$$0.0 \times 2 = 0.$$

0.1011



$$(734)_8 = (?)_{16}$$


- (a) C1D
- (c) 1CD

- (b) DC1
- (d) 1DC

UPRVUNL AE 2014

10 - A
11 - B
12 - C
13 - D

Q.6]. $(734)_8 \rightarrow$ Hexa.



1 13 12.
1 D C .



4-bit 2's complement representation of a decimal number is 1000. The number is:

- (a) 8
- (b) 0
- (c) -7
- (d) -8

UPRVUNL AE 2016

1000
 ↳ 1's + 1
 ↳ 0111 + 1

Q.9] $1000 \rightarrow - (\text{Decimal Equivalent of } 2^3 (1000)).$

$$\begin{array}{r} 0111 \\ \underline{\quad} \\ 1000 \end{array}$$

(d) = - (Decimal (1000)).
 = - 8.



The binary representation of the decimal number 1.375 is :

(a) 1.111 (b) 1010
(c) 1.011 (d) 1.001

UPRVUNL AE 2016

Q.10]. 1.375 . $2 \llcorner \rightarrow (1.011)_2$. (c)


$$0.375 \times 2 = 0.750 = 0$$
$$0.750 \times 2 = 1.500 = 1$$
$$0.5 \times 2 = 1.0 = 1$$
$$0.0 \times 2 = 0.$$




What is the octal equivalent of $(5621.125)_{10}$?
 (a) 11774.010 (b) 12765.100
 (c) 16572.100 (d) 17652.010
 ESE 2017

(B)

Q.1]. decimal $\Rightarrow (5621.125)_{10}$.



12765.
 $\therefore 12765.100$



The decimal equivalent of binary number 1001.101 is

- (a) 9.750
- (b) 9.625
- (c) 10.750
- (d) 10.625

ESE 2019

Q.2]

(b)

(1001.101) →

(9.625)

$1 \times 2^0 = 1$
 $1 \times 2^3 = 8$

 9

0.101
↳ 1×2^{-1}
↳ 1×2^{-3}
 $\frac{1}{2} + \frac{1}{2^3} = \frac{1}{2} + \frac{1}{8} = \frac{4+1}{8}$
 $0.625 = \frac{5}{8}$



The decimal value of signed binary number 11101000 expressed in 1's complement is

- (a) -223
- (b) -184
- (c) -104
- (d) -23

ESE 2019

Q.3. $\sqrt{\boxed{1}}1101000 \Rightarrow -(00010111)$

$= -23.$

$1 \times 2^0 = 1$
 $1 \times 2^1 = 2$
 $1 \times 2^2 = 4$
 $1 \times 2^4 = 16$
23



What is the hexadecimal representation of

$(657)_8$?



- (a) 1 AF
- (c) D 71

- (b) D 78
- (d) 32 F

ESE 2017

A

Q.4].



Convert decimal 41.6875 into equivalent binary:
 (a) 100101.1011 (b) 100101.1101
 (c) 101001.1011 (d) 101001.1101
 ESE 2019

Q.5). 41.6875.

2	41
2	20 - 1
2	10 - 0
2	5 - 0
2	2 - 1
2	1 - 0



(C)

101001.1011

$0.6875 \times 2 = 1.3750 = 1$
 $0.375 \times 2 = 0.750 = 0$
 $0.75 \times 2 = 1.50 = 1$
 $0.5 \times 2 = 1.0 = 1$



What is the octal equivalent of hexadecimal number CD.AB?
(a) 320.506 (b) 215.546
(c) 205.516 (d) 315.526
ISRO Scientist/Engineer 2018



**What is the 2's Complement of binary number
0010 0110 1001 1101?**

- (a) 0010 0110 1001 1110
- (b) 1101 1001 0110 0010
- (c) 1101 1001 0110 1101
- (d) 1101 1001 0110 0011

ISRO Scientist/Engineer 2018

Q.7]. $(0010\ 0110\ 1001\ 1101) \rightarrow 1101\ 1001\ 0110\ 0011$

(d)

1101 1001 0110 0011




The Complementary Coded Decimal (CCD) code for decimal 325 is :
(a) 1101 1010 1100
(b) 1100 1010 1101
(c) 1111 1010 1101
(d) 1100 1101 1010

BHEL ET 2019

BCD \rightarrow 1's complement.

(d)



The equivalent decimal number of $(0.4051)_8$ is :

(a) 0.5100098

(b) 0.6100018

(c) 0.4100028

(d) 0.70108

BHEL ET 2019

Q.10]. $(0.4051)_8 \Rightarrow 0.$

(A)

$$\left. \begin{array}{l} 4 \times 8^{-1} \\ 5 \times 8^{-2} \\ 1 \times 8^{-3} \end{array} \right\} = \frac{4}{8} + \frac{5}{512} + \frac{1}{4096}$$
$$= \frac{2048 + 40 + 1}{4096} = \frac{2089}{4096}$$
$$= 0.5100097$$

Full Video Link



0.7 x

Combinational Circuit.

Adders.

1. Half Adder:

$$\text{Sum} = A \oplus B \quad \text{Carry} = AB.$$

2. Full Adder:

$$\text{Sum} = A \oplus B \oplus C_{in} \quad \text{Carry} = AB + C[A \oplus B].$$

Here C is not a input [carry].

3. Full Adder using Half Adder:

2 Half Adders + one OR gate require.

Full Video Link



Combinational Circuit.

Adders.

1. Half Adder:

$$\text{Sum} = A \oplus B \quad \text{Carry} = AB.$$

2. Full Adder:

$$\text{Sum} = A \oplus B \oplus C_{in} \quad \text{Carry} = AB + C[A \oplus B].$$

Here C is not a input [carry].

3. Full Adder using Half Adder:

2 Half Adders + one OR gate require.

4. Half Subtractor:

$$\text{Difference} = A \oplus B \quad \text{Borrow} = \bar{A}B.$$

5. Full subtractor:

$$\text{Difference} = A \oplus B \oplus C \quad \text{Borrow} = \bar{A}[A + C] + BC$$

Full Video Link



4. Half Subtractor:

$$\text{Difference} = A \oplus B \quad \text{Borrow} = \bar{A}B.$$

5. Full Subtractor:

$$\text{Difference} = A \oplus B \oplus C \quad \text{Borrow} = \bar{A}[B+C] + BC$$

Half Adders \rightarrow NAND Gate $\rightarrow 5$
Half Subtractor \rightarrow NOR gate $\rightarrow 5$

Full Adder \rightarrow NAND gate $\rightarrow 9$
Full Subtractor \rightarrow NOR gate $\rightarrow 9.$

6. Carry Look Ahead Adder:

$$C_0 = AB + C(A \oplus B).$$

Full Video Link



A full subtractor can be constructed from two half subtractors and a –

- (a) 2-input NAND gate
- (b) 2-input NOR gate
- (c) 2-input OR gate
- (d) 2-input AND gate

UKPSC AE 2012 Paper-II

Q.1. (c)

0 0 0
0 0 1
A
B
C



What are the output bit s (sum) and c (carry) of a Half adder having Input A=1 and B=1?

(a) 1, 1 (b) 1, 0
(c) 0, 1 (d) 0,0


UKPSC AE 2013 Paper-I

(c) 1 1 s c
 0 1

0 0 s c
0 1 1 0
1 0 1 0
1 1 0 1.



Which logic inputs should be given to the input lines I_0, I_1, I_2 and I_3 , if the MUX is to behave as two point input XNOR gate?



- (a) 0110
- (b) 1001
- (c) 1000
- (d) 1111

ESE 2017

$$\text{XNOR} = \bar{x}\bar{y} + xy \quad \text{XOR} = \bar{x}y + x\bar{y}$$

$$f = \bar{s}_1 \bar{s}_0 I_0 + \bar{s}_1 s_0 I_1 + s_1 \bar{s}_0 I_2 + s_1 s_0 I_3$$

$$f = \bar{x}\bar{y} I_0 + \bar{x}y I_1 + x\bar{y} I_2 + xy I_3$$

(b)

1 0 0 1
 $I_0 I_1 I_2 I_3$

$$f = \bar{x}\bar{y} + xy$$

Full Video Link



0.5 x

The following 2:1 multiplexer block implements?



- (a) An AND gate (b) An Ex-NOR gate
(c) An OR gate (d) An Ex-OR gate

Rajasthan Nagar Nigam AE 2016 Shift-III

Q.5].
$$Y = \bar{S}B + S\bar{B}$$
$$= \bar{A}B + A\bar{B}$$
$$= A \oplus B$$

(d)



0.5 x

Full Video Link



The output f of the 4-to-1 MUX is shown in the figure. The function f is given as Logic '1'

(a) $\bar{x}\bar{y} + xy$ (b) $\bar{x}y + x\bar{y}$
 (c) $x+y$ (d) $\bar{x} + \bar{y}$

UPPCL AE 01-01-2019 Shift II

A

Q.7]. $f = \bar{S}_1 \bar{S}_0 3 + \bar{S}_1 S_0 2 + S_1 \bar{S}_0 1 + S_1 S_0 0$
 $= \bar{S}_1 \bar{S}_0 + S_1 S_0$
 $= \bar{x}\bar{y} + xy = \text{EX-NOR}$



In a full adder there are.....

- (a) two binary number inputs and two outputs.
- (b) three binary digit inputs and two binary outputs.
- (c) three binary digit inputs and three binary digit outputs
- (d) two binary number inputs and three binary digit outputs

AAI Junior Executive 2016

Q.87. (b)



A full adder circuit has—

- (a) two inputs and one output
- (b) two inputs and two outputs
- (c) three inputs and one output
- (d) three inputs and two outputs

0	0	0
0	0	1
0	1	0

A B
 \Rightarrow S, C
 C_{in}

UKPSC AE 2012 Paper-I

Q.9] . (b) . $2 \rightarrow I/O \rightarrow \Rightarrow S, C.$



Given two half adders, what extra 2-input gate is required to build a full adder?

- (a) NOR gate
- (c) OR gate

- (b) XOR gate
- (d) AND gate


TANGEDCO AE 2018

(c). 2, OR gate \Rightarrow F



A 4x1 MUX is used to implement a 3-input Boolean function as shown in figure. The Boolean function $F(A,B,C)$ implemented is

[EE-GATE '06]



- (A) $F(A,B,C) = \Sigma(1,2,4,6)$
- (B) $F(A,B,C) = \Sigma(1,2,6)$
- (C) $F(A,B,C) = \Sigma(2,4,5,6)$
- (D) $F(A,B,C) = \Sigma(1,5,6)$

$$Q.1]. \quad F = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$

$$= \bar{B} \bar{C} A + \bar{B} C \bar{A} + B \bar{C}$$

$$= A \bar{B} \bar{C} + \bar{A} \bar{B} C + B \bar{C} [A + \bar{A}]$$

$$F(A, B, C) = A \bar{B} \bar{C} + \bar{A} \bar{B} C + A B \bar{C} + \bar{A} B \bar{C}$$

$$= \underset{4}{0100} + \underset{1}{0001} + \underset{6}{110} + \underset{2}{010}$$

$$= \Sigma_m(1, 2, 4, 6)$$


(A)

Full Video Link



0.5 x

The Boolean function realized by the logic circuit shown is [EC-GATE '10]



- (A) $F = \sum m(0,1,3,5,9,10,14)$
- (B) $F = \sum m(2,3,5,7,8,12,13)$
- (C) $F = \sum m(1,2,4,5,11,14,15)$
- (D) $F = \sum m(2,3,5,7,8,9,12)$

(D)

$$Q.2]. Y = \bar{A}\bar{B}I_0 + \bar{A}BI_1 + A\bar{B}I_2 + ABI_3$$

$$I_0 = C \quad I_1 = D \quad I_2 = \bar{C}$$

$$I_3 = \bar{C} \cdot \bar{D}$$

$$Y = \bar{A}\bar{B}C + \bar{A}BD + A\bar{B}\bar{C} + AB\bar{C}\bar{D}$$

$$= \bar{A}\bar{B}C[D + \bar{D}] + \bar{A}BD[C + \bar{C}] + A\bar{B}\bar{C}[D + \bar{D}] + AB\bar{C}\bar{D}$$

$$= \bar{A}\bar{B}CD + \bar{A}\bar{B}C\bar{D} + \bar{A}BCD + \bar{A}BC\bar{D} + AB\bar{C}\bar{D} + AB\bar{C}D$$

$$= 0011 + 0010 + 0111 + 0101 + 1001 + 1000 + 1100$$




0.5 x

Full Video Link



The Boolean function realized by the logic circuit shown is [EC-GATE '10]



- (A) $F = \sum m(0,1,3,5,9,10,14)$
- (B) $F = \sum m(2,3,5,7,8,12,13)$
- (C) $F = \sum m(1,2,4,5,11,14,15)$
- (D) $F = \sum m(2,3,5,7,8,9,12)$

(D)

$$Q.2]. Y = \bar{A}\bar{B}I_0 + \bar{A}BI_1 + A\bar{B}I_2 + ABI_3$$

$$I_0 = C \quad I_1 = D \quad I_2 = \bar{C}$$

$$I_3 = C \cdot D$$

$$Y = \bar{A}\bar{B}C + \bar{A}BD + A\bar{B}\bar{C} + ABCD$$

$$= \bar{A}\bar{B}C[D + \bar{D}] + \bar{A}BD[C + \bar{C}] + A\bar{B}\bar{C}[D + \bar{D}] + ABCD$$

$$= \bar{A}\bar{B}CD + \bar{A}\bar{B}C\bar{D} + \bar{A}BCD + \bar{A}BC\bar{D} + A\bar{B}CD + A\bar{B}C\bar{D} + ABCD + ABC\bar{D}$$

$$= 0011 + 0010 + 0111 + 0101 + 1001 + 1000 + 1100$$


$$= \sum m(3, 2, 7, 5, 9, 8, 12)$$

$$= \sum m(2, 3, 5, 7, 8, 9, 12)$$



The logic function implemented by the circuit below is (ground implies logic 0)

[EC-GATE'11]



- (A) $F = \text{AND}(P, Q)$
- (B) $F = \text{OR}(P, Q)$
- (C) $F = \text{XNOR}(P, Q)$
- (D) $F = \text{XOR}(P, Q)$

Q.3].

$$F = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$

$$I_0 = 0$$

$$I_1 = 1$$

$$I_2 = 1$$


$$I_3 = 0$$

$$= \bar{P}Q + P\bar{Q}$$

(d)



The output of the 4:1 mux shown in below figure is



- (A) $(\overline{xy}) + x$
- (B) $x + y$
- (C) $\overline{x} + \overline{y}$
- (D) $xy + \overline{x}$


Q.4].

$$\begin{aligned}
 f &= \overline{S_1} \overline{S_0} 0 + \overline{S_1} S_0 1 + S_1 \overline{S_0} 2 + S_1 S_0 3 \\
 &= \overline{x} \overline{y} + x \overline{y} + x y \\
 &= \overline{x} \overline{y} + x y + x \overline{y} \\
 &= y [\overline{x} + x] + x \overline{y} \\
 &= y + x \overline{y} = (y + x) (y + \overline{y})
 \end{aligned}$$

(B)



Consider the following Circuit and answer the question below. Assume A_3 MSB, D_9 MSB



For a decimal to BCD encoder for D_6 to be high, what will be the output?

- (A) $A_0 = 1, A_1 = 0, A_2 = 0, A_3 = 0$
- (B) $A_0 = 0, A_1 = 1, A_2 = 1, A_3 = 1$
- (C) $A_0 = 0, A_1 = 1, A_2 = 1, A_3 = 0$
- (D) $A_0 = 1, A_1 = 1, A_2 = 1, A_3 = 1$

$D_0 \rightarrow$

$D_1 \rightarrow$

$D_6 \rightarrow$

$A_0 = 0$

$A_1 = 1$

$A_2 = 1$

$A_3 = 0$

0 0 0 0

0 0 0 1

0 1 1 0

$A_3 A_2 A_1 A_0$

0

1

1

0




The given figure is of a

(A) Full adder (B) Full subtractor
(C) Parity checker (D) None of these

A



The Boolean function f implemented in figure using two input multiplexers is [EC-GATE '05]



(A) $\bar{A}\bar{B}C + A\bar{B}\bar{C}$

(B) $ABC + A\bar{B}\bar{C}$

(C) $\bar{A}BC + \bar{A}\bar{B}\bar{C}$

(D) $\bar{A}\bar{B}C + \bar{A}BC$

Q.7].

$$E = \bar{B}0 + B1$$

$$= \bar{B}C + B\bar{C}$$

$$f = \bar{E}0 + E1$$

$$= EA$$

$$= (\bar{B}C + B\bar{C})A = \bar{A}\bar{B}C + A\bar{B}\bar{C}$$

(A)



Sequential Circuit.

Flip Flops.

* NOR gate \Rightarrow anyone of I/p is 1 then output = 0.

* NAND gate \Rightarrow anyone of its I/p is 0 then output = 1.

$$\text{SR Flip Flop} : Q_{n+1} = S + \bar{R}Q_n$$

$$\text{JK Flip Flop} : Q_{n+1} = J\bar{Q}_n + \bar{K}Q_n$$

$$\text{D Flip Flop} : Q_{n+1} = D$$


$$\text{T Flip Flop} : Q_{n+1} = T\bar{Q}_n + \bar{T}Q_n.$$

Full Video Link




2.8 x

T.T → NOR.



T.T → NAND.



Sequential Circuit.

FlipFlops.

- * NOR gate ⇒ anyone of I/p is 1 then output = 0.
- * NAND gate ⇒ anyone of its I/p is 0 then output = 1.

SR FlipFlop : $Q_{n+1} = S + \bar{R}Q_n$

JK FlipFlop : $Q_{n+1} = J\bar{Q}_n + \bar{K}Q_n$

D FlipFlop : $Q_{n+1} = D$

T FlipFlop : $Q_{n+1} = T\bar{Q}_n + \bar{T}Q_n$



If $J = K$ in case of J - K flip-flop, then the resulting flip-flop is known as:


- (a) J-K FLIP FLOP itself
- (b) T-type FLIP-FLOP
- (c) S-R FLIP-FLOP
- (d) D-type FLIP-FLOP

UPPSC AE 2008

BHEL ET 2019

Q.1].

b



Full Video Link



0.7 x

What J-K input condition will always set 'Q' upon the occurrence of the active clock transition?

(a) $J = 0, K = 0$ ✗

(b) $J = 1, K = 1$ ✗

(c) $J = 1, K = 0$

(d) $J = 0, K = 1$

Haryana PSC Civil Services (Pre) 2014

Q2]

$Q = 1$. $J = 0$

$J = 1$



$J^* = 0$



$Q = 1$

$K = 0$.



$K^* = 1$.



$\overline{Q} = 0$.

Full Video Link



0.5 x

In a J-K flip-flop, if $J = \bar{K}$, then it acts as a/an:

- (a) T flip-flop
- (b) D flip-flop
- (c) RS flip-flop
- (d) Decoder

LMRC AM 2020

Q.3]. $J = K \Rightarrow$ TFF.

$J = \bar{K} \Rightarrow$ DFF

(b)



The characteristic equation of the $T - FF$ is given by

(a) $Q^+ = \bar{T}Q + TQ$

(b) $Q^+ = T\bar{Q} + Q\bar{T}$

(c) $Q^+ = QT$

(d) $Q^+ = T\bar{Q}$

(b)

Q.5]

$$Q_{n+1} = T \oplus Q_n$$

$$= T\bar{Q} + \bar{T}Q$$



Full Video Link



In a RS flip-flop, if $S = 1$ and $R = 0$, then the value of Q will be

(a) same
(b) 0
(c) 1
(d) undefined

$S = 0$ $R = 1$
↓ ↓
 $S^* = 1$ $R^* = 0$
↓ ↓
 $Q = 0$ $\bar{Q} = 1$

UKPSC AE 2007, Paper-I

Q.6]. $S = 1$ $R = 0$ (C)
↓ ↓
 $S^* = 0$ $R^* = 1$
↓ ↓
 $Q = 1$ $\bar{Q} = 0$



The following flip-flop is used to eliminate race-around problem:

- (a) R-S flip-flop
- (b) Master Slave flip-flop
- (c) J-K flip-flop
- (d) None of these

UKPSC AE 2007 Paper-II

Q.8]. Master Slave FlipFlop.




A **D**-flip flop function is obtained from J-K flip flop. If the flip flop belongs to a TTL family the connection needed at the input must be

- (a) $J = 1$ and $K = 1$
- (b) $J = 1$ and $K = 0$
- (c) $J = K = 0$
- (d) $J = 0$ and $K = 1$

UPPCL AE 2015

Q.97.



i]. (a) only correct ii]. (b) only correct iii]. (d) only correct.
iv]. (b) and (d) correct.



Master-slave J-K flip-flop is used to

- (a) Eliminate race around condition
- (b) Improve its reliability
- (c) Reduce power dissipation
- (d) Increase its clock frequency

Rajasthan Nagar Nigam AE 2016, Shift-I


(A)

6383369767

Full Video Link



The digital circuit shown in figure works as a
[EE-GATE '05]



- (A) JK flip-flop
- (B) Clocked RS flip-flop
- (C) T flip-flop
- (D) Ring counter

Q.1]. $D = X\bar{Q} + Q\bar{X}$

$$= X \oplus Q.$$

↓
T

$$D = T \oplus Q$$

©




0.5 x

Full Video Link



In the figure shown, the initial state of Q is 0. The output is observed after the application of each clock pulse. The output sequence at Q is

[IN-GATE '09]



- (A) 0000...
- (C) 1111...

- (B) 1010...
- (D) 1000...


Q.2] . Q = 0.

CLK	J	K = Q̄	Q	Q̄
Initial	x	x	0	1
1 st	1	1	1	0
2 nd	1	0	1	0
3 rd	1	0	1	0
4 th	1	0	1	0
5 th	1	0	1	0

(C) . J . K
 ↓ . ↓ .
 0 . 1 .
 ↓ . ↓ .
 1 . 1 .
 ↓ . ↓ .
 1 . 1 .
 ↓ . ↓ .
 1 . 1 .
 ↓ . ↓ .
 1 . 1 .



In the figure shown, the initial state of Q is 0. The output is observed after the application of each clock pulse. The output sequence at Q is [IN-GATE '09]



(A) 0000... (B) 1010...
 (C) 1111... (D) 1000...

Q.2] Q = 0.


clk	J	K = \bar{Q}	Q	\bar{Q}
Initial	x	x	0	1
1 st	1	1	1	0
2 nd	1	0	1	0
3 rd	1	0	1	0
4 th	1	0	1	0
5 th	1	0	1	0

(C) J K
 - ← 0 ← - 0 ↓
 0 ↓
 0 ↓
 0 ↓
 0 ↓
 0 ↓

11111...



The following binary values were applied to the X and Y inputs of the NAND latch shown in the figure in the sequence indicated below:
 [EC-GATE '07]
 $X=0, Y=1$; $X=0, Y=0$; $X=1, Y=1$.
 The corresponding stable P, Q outputs will be:



- (A) $P=1, Q=0$; $P=1, Q=0$; $P=1, Q=0$ or $P=0, Q=1$
- (B) $P=1, Q=0$; $P=0, Q=1$; or $P=0, Q=1$; $P=0, Q=1$
- (C) $P=1, Q=0$; $P=1, Q=1$; $P=1, Q=0$ or $P=0, Q=1$ →
- (D) $P=1, Q=0$; $P=1, Q=1$; $P=1, Q=1$

Q.3] $x=0$
 $y=1$

$p=1$ $q=0$

$Q=1$ $\bar{Q}=1$
 ?

$x=0$
 $y=0$

$\Rightarrow p=1$ $q=1 \Rightarrow X$


0 1 1 1

X	Y	Q	\bar{Q}
0	0	X	X
1	0	0	1
1	1	0	1

Ⓒ



Refer to the NAND and NOR latches shown in the figure. The inputs (P_1, P_2) for both the latches are first made (0, 1) and then, after a few seconds, made (1, 1). The corresponding stable outputs (Q_1, Q_2) are [EC-GATE '09]




Q.4]

(C)

- ✗ (A) NAND: first (0, 1) then (0, 1) NOR: first (1, 0) then (0, 0)
- Ⓞ (B) NAND: first (1, 0) then (1, 0) NOR: first (1, 0) then ~~(1, 0)~~
- Ⓞ (C) NAND: first (1, 0) then (1, 0) NOR: first (1, 0) then (0, 0)
- ✗ (D) NAND: first (1, 0) then (1, 1) NOR: first (0, 1) then (0, 1)



The correct input-output relationship between Y and (X_1, X_2) is [IN-GATE '07]



- (A) $Y = X_1 + X_2$ (B) $Y = X_1 \cdot X_2$
 (C) $Y = X_1 \oplus X_2$ (D) $Y = \overline{X_1} \oplus \overline{X_2}$

Q.5] $y_1 = x_1 + x_2 = \overline{x_1} \cdot \overline{x_2}$

$y_2 = x_1 + (\overline{x_1} \cdot \overline{x_2})$

$= \overline{x_1} \cdot (\overline{x_1} \cdot \overline{x_2})$

$= \overline{x_1} \cdot (\overline{x_1} + \overline{x_2})$

$= \overline{x_1} \cdot \overline{x_1} + \overline{x_1} \cdot \overline{x_2}$

$\overline{A \cdot B} = \overline{A} + \overline{B}$

6383369767

$y_2 = \overline{x_1} \cdot x_2$

$y = y_2 + y_3$

$y = \overline{x_1} \cdot x_2 + x_1 \cdot \overline{x_2}$

$= \overline{x_1 \oplus x_2} = x_1 \odot x_2$

$= x_1 \cdot x_2 + \overline{x_1} \cdot \overline{x_2}$

$y_3 = \overline{y_1 + x_2}$

$= \overline{(\overline{x_1} \cdot \overline{x_2}) + x_2} = \overline{(\overline{x_1} \cdot \overline{x_2})} \cdot \overline{x_2}$

$= (\overline{\overline{x_1} \cdot \overline{x_2}}) \cdot \overline{x_2}$

$= x_1 \cdot \overline{x_2} + x_2 \cdot \overline{x_2} = x_1 \cdot \overline{x_2} = y_3$

(D)



A J-K flip-flop can be implemented using D flip-flop connected such that

- a) $D = J\bar{Q} + KQ$ (b) $D = \bar{J}Q + K\bar{Q}$
c) $D = J\bar{Q} + K\bar{Q}$ (d) $D = J\bar{Q} + \bar{K}Q$

Q.8]. $Q_n = J\bar{Q}_n + \bar{K}Q_n$ (d)
 $D = J\bar{Q}_n + \bar{K}Q_n$



The output of a J - K flip-flop with asynchronous preset and clear inputs if '1'. The output can be changed to '0' with which one of the following conditions?

- (a) By applying $J = 1, K = 0$ and using the clock
- (b) By applying a synchronous preset input
- (c) By applying $J = 1, K = 1$ and using the clock
- (d) By applying $J = 0, K = 0$ and using the clock


~~(a)~~ $J = 1 \quad K = 0$
 $\Downarrow \quad \Downarrow$
 $S^* = 0 \quad R^* = 1$
 $\Downarrow \quad \Downarrow$
 $Q = 1 \quad \bar{Q} = 0$

(c) $J = 1 \quad K = 1 \rightarrow \text{Toggle} \Rightarrow \text{Complement}$
 $Q = 0 \quad \bar{Q} = 1$



In a clocked S - R flip-flop made with NAND gates, the input combination $S = 1, R = 1$, is not permitted because it leads to

- (a) a race around condition. \times
- (b) both the outputs being zero simultaneously. \times
- (c) an unpredictable output when the inputs become zero.
- (d) the output becoming available before the clock goes low.




Full Video Link



0.5 x

For the flip-flop shown below, there is one clock pulse for each bit time.



If the following serial data are applied to the flip-flop, then the resulting decimal value of the serial data that appears on the Q output will be (assume that, Q is initially '0')

$$J_1 = 01101101; J_2 = 10011011$$

$$K_1 = 01101001; K_2 = 11011011$$

- (a) 14
- (b) 24
- (c) 18
- (d) 20


A

clk	$J = J_2 J_1$	$k = k_2 k_1$	Q	\bar{Q}
0	x	x	0	1
1	0	0	0	1
2	0	1	0	1
3	0	0	0	1
4	0	0	0	1
5	0	1	0	1
6	0	0	0	1
7	0	0	0	1
8	0	0	0	1
9	0	0	0	1
10	0	0	0	1
11	0	0	0	1
12	0	0	0	1
13	0	0	0	1
14	0	0	0	1
15	0	0	0	1
16	0	0	0	1
17	0	0	0	1
18	0	0	0	1
19	0	0	0	1
20	0	0	0	1
21	0	0	0	1
22	0	0	0	1
23	0	0	0	1
24	0	0	0	1
25	0	0	0	1
26	0	0	0	1
27	0	0	0	1
28	0	0	0	1
29	0	0	0	1
30	0	0	0	1
31	0	0	0	1

~~00001110~~

10

Consider the following J-K flip-flop:



In the above J-K flip-flop, $J = \bar{Q}$ and $K=1$. Assume that the flip-flop was initially cleared and then clocked for 6 pulses. What is the sequence at the Q output?
 (a) 010000 (b) 011001
 (c) 010010 (d) 010101
 RPSC AE 2018

Set $\Rightarrow Q=1 \bar{Q}=0$
 Reset $\Rightarrow Q=0 \bar{Q}=1$

clk	J	K	Q	\bar{Q}
0	x	x	0	1
1 st	1	1	1	0
2 nd	0	1	0	1
3 rd	1	1	1	0
4 th	0	1	0	1
5 th	1	1	1	0
6 th	0	1	0	1

Q.10]. $K=1$ $J=\bar{Q}$ $Q=0$ $\bar{Q}=1$

0101010.
 (b)



Counters and Registers.

Counters:

Types: * Asynchronous Counter

* Synchronous counter.

- up counter (0, 1, 2, ...)
- down counter (7, 6, ...)
- up/down counter.

1. Asynchronous:

n -bit count $\Rightarrow n$ FlipFlops Required.

\Rightarrow Maximum count = $2^n - 1$.

Mod 4 counter }
Mod 8 counter } Concatenated.
↓

\Rightarrow 2 bit counter $\Rightarrow 2^2 = 4$ Mod 4

Full Video Link



2 bit up counter:

$$J_1 = K_1 = Q_2 \quad T_1 = Q_2$$

$$J_2 = K_2 = 1 \quad T_2 = 1$$

3 bit up counter:

$$J_1 = K_1 = 1 \quad T_1 = 1$$

$$J_2 = K_2 = Q_1 \quad T_2 = Q_1$$

$$J_3 = K_3 = Q_1 Q_2 \quad T_3 = Q_1 Q_2$$

3 bit up/down counter:

$$J_1 = K_1 = 1 \quad T_1 = 1$$

$$J_2 = K_2 = M\bar{Q}_1 + \bar{M}Q_1 = T_2$$

$$J_3 = K_3 = M\bar{Q}_1\bar{Q}_2 + \bar{M}Q_1Q_2 = T_3$$

Ring Counter: [o/p of last FF is given to I/p of first FF].

$$\text{No. of states} = \text{no. of FF}$$

PR = 0 \Rightarrow Q = 1 \Rightarrow 111, 1111

CLR = 0 \Rightarrow Q = 0 \Rightarrow 000, 0000

Johnson's FF (Twisted / switch tail). \bar{Q}

$$\text{No. of states} = 2 \times \text{no. of FF}$$

$$\frac{1}{T_c} = f_c \leq \frac{1}{n t_{pd}}$$

clock frequency = f_c

propagation delay = t_{pd}

$n = \text{no. of states}$

Full Video Link



0.7 x

counter.

- * Serial Input Serial output $\rightarrow n \text{ bit data} \Rightarrow (2n-1)T$.
- * Serial Input Parallel output $\rightarrow n \text{ bit data} \Rightarrow n \text{ clock pulses required}$
 $\Rightarrow nT$
- * Parallel Input Serial output $\rightarrow n \text{ bit data} \Rightarrow 1 \text{ clock pulse}$
- * Parallel Input Parallel output $\rightarrow n \text{ bit data} \Rightarrow 1 \text{ clock pulse}$.

n bit ring counter \Rightarrow Mod n counter. $\Rightarrow n$ bits

n bit Johnson counter \Rightarrow Mod $2n$ counter. $\Rightarrow 2n$

n bit ripple counter \Rightarrow Mod 2^n counter.

n bit parallel counter \Rightarrow Mod 2^n counter.

cascaded.
 \Downarrow
Mod = Mod 4 x Mod 8.



A pulse train with a frequency 1 MHz is counted using a Mod 1024 ripple counter build with J-K flip-flop. Maximum permissible propagation delay per flip-flop is

- (A) 10 n sec (B) 100 n sec
(C) 1000 n sec (D) 10^4 n sec

$t_{pd} = ?$

$$f_c \leq \frac{1}{n t_{pd}} \Rightarrow t_{pd} \leq \frac{1}{f_c \cdot n}$$

$n = \text{no. of state}$

Q.1]. $f_c = 1 \text{ MHz} = 1 \times 10^6 \text{ Hz}$. $n = \text{no. of state}$.

MOD 1024 = Mod $2^n = 10 \text{ state} = 10 \text{ bit ripple counter}$.

$$t_{pd} = \frac{1}{10 \times 1 \times 10^6} = 10^{-7} \text{ sec}$$

(B)

$$= 100 \times 10^{-9} \text{ sec} = 100 \text{ n sec}$$

Full Video Link



0.4 x

If a Mod 14 and Mod 20 counter are cascaded, what will be the new Mod number?

- (A) 34
- (B) 280
- (C) 6
- (D) Will not be a counter any more

Cascaded \Rightarrow Mod 14 \times Mod 20 = 280 Mod
= Mod 280.



What is the frequency of output of last flip-flop for an input clock frequency of 5 MHz in a Mod-1024 counter?

- (A) 4.833 kHz (B) 4833 kHz
(C) 48330 Hz (D) 4833 MHz

(B)

$$f_c = 5 \text{ MHz.}$$

$$n = 10.$$

$$f_{\text{MSB}} = f_{\text{last}} = \frac{f_c}{2^n}.$$

$$= \frac{5 \times 10^6}{1024}$$

$$= 4882.8 = 4883 \text{ Hz.}$$

Full Video Link



0.5 x

How many flip-flops are required to build a binary counter to count from 0 to 1023? What is the MOD number?

- (A) 1024, 1024 (B) 10, 1023
(C) 10, 1024 (D) 10, 10

$$1023 \Rightarrow ?$$

$$\hookrightarrow 102$$

$$1024 \Rightarrow 2^n$$

$$n = 10$$

10 FF required = 10 states $\Rightarrow \text{Mod } 2^{10} \Rightarrow \text{Mod } 1024$.


(C)

Full Video Link



0.5 x

A 4 bit shift register is initialized to value 1000 for (Q_3, Q_2, Q_1, Q_0) . The D input is derived from Q_0, Q_2 and Q_3 through two XOR gates as shown in figure. The pattern 1000 will appear at



- (A) 3rd pulse
- (B) 7th pulse
- (C) 6th pulse
- (D) 4th pulse

Q.3]

	clk	I/p, D	Q ₀	Q ₁	Q ₂	Q ₃
Initial		x	1	0	0	0
I		1	1	0	0	0
II		1	1	1	0	0
III		0	0	1	1	0
IV		0	0	0	1	1
V		0	0	0	0	1
VI		1	1	0	0	0

Handwritten calculations showing XOR operations:


$$1 \oplus 1 \oplus 0 = 0$$

$$0 \oplus 1 \oplus 1 = 0$$

$$0 \oplus 1 \oplus 1 = 0$$

$$0 \oplus 0 \oplus 1 = 1$$


The ripple counter shown in Figure as



- A). Mod 3 up counter
- B). Mod 3 down counter.
- C). Mod 5 up counter
- D). Mod 5 down counter.

EC → GATE 1999.

$0 \times 1 \times 0 = 0$

Q.4] $P = \bar{Q}_A Q_B \bar{Q}_C = 1 \Rightarrow$

clk	Q_A	Q_B	Q_C	P
Initial	1	1	1	0
I	1	1	0	0
II	1	0	1	0
III	1	0	0	0
IV	0	1	1	0
V	0	1	0	1
VI	0	0	1	0
VII	0	0	0	0

$\bar{Q}_A Q_B \bar{Q}_C$

- $P = 0 \cdot 1 \cdot 1 = 0$
- $P = 0 \cdot 0 \cdot 0 = 0$
- $P = 0 \times 0 \times 1 = 0$
- $P = 1 \times 1 \times 0 = 0$
- $P = 1 \times 1 \times 1 = 1$



Consider the following MOD K counter:

The value of K is
 (A) 1 (B) 2 (C) 3 (D) 4

Q.5]

$J_1 = 1 \quad K_1 = 1$

\bar{Q}_0	Q_1	Q_0
1	0	0
1	1	0
0	0	1
0	1	1

Handwritten notes on the table: The state (0, 0, 1) is circled in green and labeled "Mod 3". Arrows indicate the sequence of states: (1, 0, 0) → (1, 1, 0) → (0, 0, 1) → (0, 1, 1).



If four bit data of 1011 is to be serially transmitted and serially to be received then the conversion time is (clock frequency is 1 MHz).
(A) $11\mu\text{s}$ (B) $8\mu\text{s}$ (C) $7\mu\text{s}$ (D) $3\mu\text{s}$


$n=4$

(C)

SISO. $\Rightarrow (2N-1)T$ $f_c = 1\text{MHz}$
 $\Rightarrow (2(4)-1) \times \frac{1}{10^6}$ $T = \frac{1}{1\text{MHz}}$
 $= 7 \times 10^{-6} \text{ sec.}$
 $= 7\mu \text{ sec.}$



The frequency of the pulse at output y in the combination of counter shown below



- (A) 1MHz
- (B) 100kHz
- (C) 0.5MHz
- (D) 15.625kHz

5 bit Ring Counter \Rightarrow Mod 5
 2 bit parallel counter \Rightarrow Mod $2^2 \Rightarrow$ Mod 4
 5 bit Ripple counter \Rightarrow Mod $2^5 \Rightarrow$ Mod 32.
 5 bit Johnson counter \Rightarrow Mod $2 \times 5 \Rightarrow$ Mod 10.

$$f_{out} = \frac{f_{in}}{\text{Mod number}} = \frac{100 \times 10^6}{6400}$$

$$= \frac{500 \ 250}{320}$$

$$= 15,625 \text{ Hz}$$

(D) = 15.625 kHz

